


5
Hewlett-Packard Company
Intellectual Property Administration
P.O. Box 272400
Mail Stop 35
Fort Collins, CO 80527-2400



63/9
PATENT APPLICATION
SEP 27 2001
9/29/01
TECHNICAL CENTER 2800

10 Attorney Docket No: 10005465-1
15

IN THE
UNITED STATES PATENT AND TRADEMARK OFFICE

10 Inventor(s): Naffziger

15 Serial No.: 09/696,104

Examiner: Nguyen, L.

Filing Date: October 24, 2000

Group Art Unit: 2816

Title: STATIC TO DYNAMIC LOGIC INTERFACE CIRCUIT

20 AMENDMENT

25 THE COMMISSIONER OF PATENTS
Washington, DC 20231

Sir:

30 In response to the Office Action mailed March 28, 1997, please amend the application as follows:

35 IN THE SPECIFICATION:

40 PLEASE RE-WRITE PAGE 3, PARAGRAPH 2 (A.K.A LINES 9-21) AS FOLLOWS:

An embodiment of the invention uses standard clock signals, a delay element that can be as simple as a series of inverters, and an enabled latch to interface static logic to dynamic logic. The inverse of the dynamic logic evaluate clock is fed to the clock input of a transparent latch with clock and enable inputs. A delayed version of this clock is generated by the delay element. This delayed inverse of the dynamic logic evaluate clock is fed to the enable input of the latch. The input to the latch comes from static logic and the output of the latch is fed to the dynamic logic. The net result is a latch that is open until the evaluate clock is instructing the dynamic logic to evaluate and remains closed